Cypress Semiconductor MoBL-USB CY7C68000A Manuale utente

CY7C68000A

MoBL-USB™ TX2 USB 2.0 UTMI

Transceiver

Cypress Semiconductor Corporation • 198 Champion Court • San Jose,CA 95134-1709 • 408-943-2600

Document #: 38-08052 Rev. *G Revised October 5, 2008

MoBL-USB™ TX2 Features

■UTMI-compliant and USB 2.0 certified for device operation

■Operates in both USB 2.0 High Speed (HS), 480 Mbits/second,

and Full Speed (FS), 12 Mbits/second

■Optimized for Seamless Interface with Intel®Monahans Appli-

cations Processors

■Tri-state Mode enables sharing of UTMI Bus with other devices

■Serial-to-Parallel and Parallel-to-Serial Conversions

■8-bit Unidirectional, 8-bit Bidirectional, or 16-bit Bidirectional

External Data Interface

■Synchronous Field and EOP Detection on Receive Packets

■Synchronous Field and EOP Generation on Transmit Packets

■Data and Clock Recovery from the USB Serial Stream

■Bit stuffing and unstuffing; Bit Stuff Error Detection

■Staging Register to manage Data Rate variation due to Bit

stuffing and unstuffing

■16-bit 30 MHz and 8-bit 60 MHz Parallel Interface

■Ability to switch between FS and HS terminations and signaling

■Supports detection of USB Reset, Suspend, and Resume

■Supports HS identification and detection as defined by the USB

2.0 Specification

■Supports transmission of Resume Signaling

■3.3V Operation

■Two package options: 56-pin QFN and 56-pin VFBGA

■All required terminations, including 1.5 Kohm pull up on

DPLUS, are internal to chip

■Supports USB 2.0 Test Modes

The Cypress MoBL-USB TX2 is a Universal Serial Bus (USB)

specification revision 2.0 transceiver, serial and deserializer, to a

parallel interface of either 16 bits at 30 MHz or eight bits at 60

MHz. The MoBL-USB TX2 provides a high speed physical layer

interface that operates at the maximum allowable USB 2.0

bandwidth. This enables the system designer to keep the

complex high speed analog USB components external to the

digital ASIC. This decreases development time and associated

risk. A standard USB 2.0-certified interface is provided and is

compliant with Transceiver Macrocell Interface (UTMI) specifi-

cation version 1.05 dated 3/29/2001.

This product is also optimized to seamlessly interface with

Monahans -P & -L applications processors. It has been charac-

terized by Intel and is recommended as the USB 2.0 UTMI trans-

ceiver of choice for its Monahans processors. It is also capable

of tri-stating the UTMI bus, while suspended, to enable the bus

to be shared with other devices.

Two packages are defined for the family: 56-pin QFN and 56-pin

VFBGA.

The functional block diagram follows.

Tri_state

Logic Block Diagram

[+] Feedback

CY7C68000A

Document #: 38-08052 Rev. *G Page 2 of 15

Applications

Mobile Applications

■Smart Phones

■PDA Phones

■Gaming Phones

■MP3 players

■Portable Media Players (PMP)

■GPS Tracking Devices

Consumer Applications

■Cameras

■Scanners

■DSL Modems

■Memory Card Readers

Non-Consumer Applications

■Networking

■Wireless LAN

■Home PNA

Functional Overview

The functionality of this chip is described in the following

sections:

USB Signaling Speed

The MoBL-USB TX2 operates at two of the rates defined in the

USB Specification 2.0, dated 4/27/2000.

■Full speed, with a signaling bit rate of 12 Mbps

■High speed, with a signaling bit rate of 480 Mbps

The MoBL-USB TX2 does not support the LS signaling rate of

1.5 Mbps.

Transceiver Clock Frequency

The MoBL-USB TX2 has an on-chip oscillator circuit that uses

an external 24 MHz (±100 ppm) crystal with the following charac-

teristics:

■Parallel resonant

■Fundamental mode

■500 μW drive level

■27 to 33 pF (5% tolerance) load capacitors

An on-chip phase-locked loop (PLL) multiplies the 24 MHz oscil-

lator up to 30 or 60 MHz, as required by the transceiver parallel

data bus. The default UTMI interface clock (CLK) frequency is

determined by the DataBus16_8 pin.

Buses

The two packages enable a 8- or 16-bit bidirectional data bus for

data transfers to a controlling unit.

Suspend and Tri-state Modes

When the MoBL-USB TX2 is not in use, the processor reduces

power consumption by putting it into Suspend mode using the

Suspend pin.

While in Suspend mode, Tri-state mode may be enabled, which

tri-states all outputs and IOs, enabling the UTMI interface pins to

be shared with other devices. This is valuable in mobile handset

applications, where GPIOs are at a premium. The outputs and

IOs are tri-stated ~50ns when Tri-state mode is enabled, and are

driven ~50ns when Tri-state mode is disabled. All inputs must not

be left floating while in Tri-state mode.

When resuming after a suspend, the PLL stabilizes approxi-

mately 200 μs after the suspend pin goes high.

Reset Pin

An input pin (Reset) resets the chip. This pin has hysteresis and

is active HIGH according to the UTMI specification. The internal

PLL stabilizes approximately 200 μs after VCC has reached 3.3V.

Line State

The Line State output pins LineState[1:0] are driven by combina-

tional logic and may be toggling between the ‘J’ and the ‘K’

states. They are synchronized to the CLK signal for a valid

signal. On the CLK edge, the state of these lines reflect the state

of the USB data lines. Upon the clock edge the ‘0’ bit of the

LineState pins is the state of the DPLUS line and the ‘1’ bit of

LineState is the DMINUS line. When synchronized, the setup

and hold timing of the LineState is identical to the parallel data

bus.

Full-speed versus High-speed Select

The FS versus HS is done through the use of both XcvrSelect

and the TermSelect input signals. The TermSelect signal enables

the 1.5 Kohm pull up on to the DPLUS pin. When TermSelect is

driven LOW, a SE0 is asserted on the USB providing the HS

termination and generating the HS Idle state on the bus. The

XcvrSelect signal is the control that selects either the FS trans-

ceivers or the HS transceivers. By setting this pin to a ‘0’ the HS

transceivers are selected and by setting this bit to a’1’ the FS

transceivers are selected.

[+] Feedback

CY7C68000A

Document #: 38-08052 Rev. *G Page 3 of 15

Operational Modes

The operational modes are controlled by the OpMode signals.

The OpMode signals are capable of inhibiting normal operation

of the transceiver and evoking special test modes. These modes

take effect immediately and take precedence over any pending

data operations. The transmission data rate when in OpMode

depends on the state of the XcvrSelect input.

Mode 0 enables the transceiver to operate with normal USB data

decoding and encoding.

Mode 1 enables the transceiver logic to support a soft disconnect

feature that tri-states both the HS and FS transmitters, and

removes any termination from the USB, making it appear to an

upstream port that the device is disconnected from the bus.

Mode 2 disables Bit Stuff and NRZI encoding logic so ‘1’s loaded

from the data bus becomes ‘J’s on the DPLUS/DMINUS lines

and ‘0’s become ‘K’s.

DPLUS/DMINUS Impedance Termination

The CY7C68000A does not require external resistors for USB

data line impedance termination or an external pull up resistor on

the DPLUS line. These resistors are incorporated into the part.

They are factory trimmed to meet the requirements of USB 2.0.

Incorporating these resistors also reduces the pin count on the

part.

OpMode[1:0] Mode Description

00 0 Normal operation

01 1 Non-driving

10 2 Disable Bit Stuffing and NRZI

encoding

11 3 Reserved

[+] Feedback

CY7C68000A

Document #: 38-08052 Rev. *G Page 4 of 15

Pin Configurations

The following pages illustrate the individual pin diagrams that are available in the 56-pin QFN and 56-pin VFBGA packages.

The packages offered use either an 8-bit (60 MHz) or 16-bit (30 MHz) bus interface.

Figure 1. CY7C68000A 56-pin QFN Pin Assignment

VCC

Reserved

CLK

DataBus16_8

Uni_bidi

GND

TXValid

VCC

ValidH

GND

Reserved

D10

D11

VCC

D12

GND

D13

TXReady

Suspend

Reset

AVCC

XTALOUT

XTALIN

AGND

AVCC

DPLUS

DMINUS

AGND

XcvrSelect

TermSelect

OpMode0

VCC

D14

D15

Reserved

Tri_state

RXError

RXActive

RXValid

GND

LineState1

LineState0

VCC

GND

OpMode1

CY7C68000A

56-pin QFN

[+] Feedback

CY7C68000A

Document #: 38-08052 Rev. *G Page 5 of 15

Figure 2. CY7C68000A 56-pin VFBGA Pin Assignment

12345678

1A 2A 3A 4A 5A 6A 7A 8A

1B 2B 3B 4B 5B 6B 7B 8B

1C 2C 3C 4C 5C 6C 7C 8C

1D 2D 7D 8D

1E 2E 7E 8E

1F 2F 3F 4F 5F 6F 7F 8F

1G 2G 3G 4G 5G 6G 7G 8G

1H 2H 3H 4H 5H 6H 7H 8H

[+] Feedback

CY7C68000A

Document #: 38-08052 Rev. *G Page 6 of 15

Pin Descriptions

Table 1. Pin Descriptions

QFN VFBGA Name Type Default Description[1]

4H1AVCC PowerN/AAnalog VCC This signal provides power to the analog section of the chip.

8H5AVCC PowerN/AAnalog VCC This signal provides power to the analog section of the chip.

7H4AGND PowerN/AAnalog Ground Connect to ground with as short a path as possible.

11 H8 AGND Power N/A Analog Ground Connect to ground with as short a path as possible.

9 H6 DPLUS I/O/Z Z USB DPLUS Signal Connect to the USB DPLUS signal.

10 H7 DMINUS I/O/Z Z USB DMINUS Signal Connect to the USB DMINUS signal.

49 G8 D0 I/O Bidirectional Data Bus This bidirectional bus is used as the entire data

bus in the 8-bit bidirectional mode or the least significant eight bits in the

16-bit mode. Under the 8-bit unidirectional mode, these bits are used as

inputs for data, selected by the RxValid signal.

48 G7 D1 I/O

46 G5 D2 I/O

44 G3 D3 I/O

43 G2 D4 I/O

41 F8 D5 I/O

39 F6 D6 I/O

38 F5 D7 I/O

37 F4 D8 I/O Bidirectional Data Bus This bidirectional bus is used as the upper eight

bits of the data bus when in the 16-bit mode, and not used when in the

8-bit bidirectional mode. Under the 8-bit unidirectional mode these bits

are used as outputs for data, selected by the TxValid signal.

36 F3 D9 I/O

34 F1 D10 I/O

33 G4 D11 I/O

31 E1 D12 I/O

29 D8 D13 I/O

27 G1 D14 I/O

26 E2 D15 I/O

50 A1 CLK Output Clock This output is used for clocking the receive and transmit parallel

data on the D[15:0] bus.

3 B2 Reset Input N/A Active HIGH Reset Resets the entire chip. This pin can be tied to VCC

through a 0.1-μF capacitor and to GND through a 100 K resistor for a

10-ms RC time constant.

12 B3 XcvrSelect Input N/A Transceiver Select This signal selects between the Full Speed (FS) and

the High Speed (HS) transceivers:

0: HS transceiver enabled

1: FS transceiver enabled

13 B4 TermSelect Input N/A Termination Select This signal selects between the Full Speed (FS) and

the High Speed (HS) terminations:

0: HS termination

1: FS termination

2 B1 Suspend Input N/A Suspend Places the CY7C68000A in a mode that draws minimal power

from supplies. Shuts down all blocks not necessary for Suspend/Resume

operations. While suspended, TermSelect must always be in FS mode

to ensure that the 1.5 Kohm pull up on DPLUS remains powered.

0: CY7C68000A circuitry drawing suspend current

1: CY7C68000A circuitry drawing normal current

Note

1. Unused inputs should not be left floating. Tie either HIGH or LOW as appropriate. Outputs that are three-statable should only be pulled up or down to ensure

signals at power-up and in standby.

[+] Feedback

CY7C68000A

Document #: 38-08052 Rev. *G Page 7 of 15

24 B8 Tri_state Input Tri-state Mode Enable Places the CY7C68000A into Tri-state mode

which tri-states all outputs and IOs. Tri-state Mode can only be enabled

while suspended.

0: Disables Tri-state Mode

1: Enables Tri-state Mode

19 C2 LineState1 Output Line State These signals reflect the current state of the single-ended

receivers. They are combinatorial until a “usable” CLK is available then

they are synchronized to CLK. They directly reflect the current state of the

DPLUS (LineState0) and DMINUS (LineState1).

D– D+ Description

0 0 0: SE0

0 1 1: ‘J’ State

1 0 2: ‘K’ State

1 1 3: SE1

18 C1 LineState0 Output Line State These signals reflect the current state of the single-ended

receivers. They are combinatorial until a ‘usable’ CLK is available then

they are synchronized to CLK. They directly reflect the current state of the

DPLUS (LineState0) and DMINUS (LineState1).

D– D+ Description

00–0: SE0

01–1: ‘J’ State

10–2: ‘K’ State

11–3: SE1

15 B6 OpMode1 Input Operational Mode These signals select among various operational

modes.

10 Description

00–0: Normal Operation

01–1: Non-driving

10–2: Disable Bit Stuffing and NRZI encoding

11–3: Reserved

14 B5 OpMode0 Input Operational Mode These signals select among various operational

modes.

10 Description

00–0: Normal Operation

01–1: Non-driving

10–2: Disable Bit Stuffing and NRZI encoding

11–3: Reserved

54 A5 TXValid Input Transmit Valid This signal indicates that the data bus is valid. The asser-

tion of Transmit Valid initiates SYNC on the USB. The negation of Trans-

mit Valid initiates EOP on the USB. The start of SYNC must be initiated

on the USB no less than one or no more that two CLKs after the assertion

of TXValid.

In HS (XcvrSelect = 0) mode, the SYNC pattern must be asserted on the

USB between 8- and 16-bit times after the assertion of TXValid is detected

by the Transmit State Machine.

In FS (Xcvr = 1), the SYNC pattern must be asserted on the USB no less

than one or more than two CLKs after the assertion of TXValid is detected

by the Transmit State Machine.

1 A8 TXReady Output Transmit Data Ready If TXValid is asserted, the SIE must always have

data available for clocking in to the TX Holding Register on the rising edge

of CLK. If TXValid is TRUE and TXReady is asserted at the rising edge

of CLK, the CY7C68000A loads the data on the data bus into the TX

Holding Register on the next rising edge of CLK. At that time, the SIE

should immediately present the data for the next transfer on the data bus.

Table 1. Pin Descriptions (continued)

QFN VFBGA Name Type Default Description[1] (continued)

[+] Feedback

CY7C68000A

Document #: 38-08052 Rev. *G Page 8 of 15

21 A4 RXValid Output Receive Data Valid This signal indicates that the DataOut bus has valid

data. The Receive Data Holding Register is full and ready to be unloaded.

The SIE is expected to latch the DataOut bus on the clock edge.

22 B7 RXActive Output Receive Active This signal indicates that the receive state machine has

detected SYNC and is active.

RXActive is negated after a bit stuff error or an EOP is detected.

23 A6 RXError Output Receive Error

0 Indicates no error.

1 Indicates that a receive error has been detected.

56 A7 ValidH I/O ValidH This signal indicates that the high-order eight bits of a 16-bit data

word presented on the Data bus are valid. When DataBus16_8 = 1 and

TXValid = 0, ValidH is an output, indicating that the high-order receive

data byte on the Data bus is valid. When DataBus16_8 = 1 and TXValid

= 1, ValidH is an input and indicates that the high-order transmit data byte,

presented on the Data bus by the transceiver, is valid. When

DataBus16_8 = 0, ValidH is undefined. The status of the receive

low-order data byte is determined by RXValid and are present on D0–D7.

51 A2 DataBus16_8 Input Data Bus 16_8 This signal selects between 8- and 16-bit data transfers.

1–16-bit data path operation enabled. CLK = 30 MHz.

0–8-bit data path operation enabled. When Uni_Bidi = 0, D[8:15] are un-

defined. When Uni_Bidi =1, D[0:7] are valid on TxValid and D[8:15] are

valid on RxValid. CLK = 60 MHz

Note: DataBus16_8 is static after Power-on Reset (POR) and is only

sampled at the end of Reset.

6 H3 XTALIN Input N/A Crystal Input Connect this signal to a 24 MHz parallel-resonant, funda-

mental mode crystal and 30 pF capacitor to GND.

It is also correct to drive XTALIN with an external 24 MHz square wave

derived from another clock source.

5 H2 XTALOUT Output N/A Crystal Output Connect this signal to a 24 MHz parallel-resonant, funda-

mental mode crystal and 30 pF (nominal) capacitor to GND. If an external

clock is used to drive XTALIN, leave this pin open.

52 A3 Uni_Bidi Input Driving this pin HIGH enables the unidirectional mode when the 8-bit

interface is selected. Uni_Bidi is static after power-on reset (POR).

55 C6 VCC Power VCC. Connect to 3.3V power source.

17 C7 VCC Power N/A VCC. Connect to 3.3V power source.

28 D7 VCC Power N/A VCC. Connect to 3.3V power source.

32 E7 VCC Power N/A VCC. Connect to 3.3V power source.

45 E8 VCC Power N/A VCC. Connect to 3.3V power source.

53 C4 GND Ground N/A Ground.

16 C5 GND Ground N/A Ground.

20 C3 GND Ground N/A Ground.

30 D1 GND Ground N/A Ground.

42 D2 GND Ground N/A Ground.

47 G6 Reserved INPUT Connect pin to Ground.

40 F7 Reserved INPUT Connect pin to Ground.

35 F2 Reserved INPUT Connect pin to Ground.

25 C8 Reserved INPUT Connect pin to Ground.

Table 1. Pin Descriptions (continued)

QFN VFBGA Name Type Default Description[1] (continued)

[+] Feedback

CY7C68000A

Document #: 38-08052 Rev. *G Page 9 of 15

Absolute Maximum Ratings

Storage Temperature ................................. –65°C to +150°C

Ambient Temperature with Power Supplied ..... 0°C to +70°C

Supply Voltage to Ground Potential ...............–0.5V to +4.0V

DC Input Voltage to Any Input Pin ............................. 5.25 V

DC Voltage Applied to Outputs

in High-Z State ..................................... –0.5V to VCC + 0.5V

Power Dissipation .................................................... 630 mW

Static Discharge Voltage .......................................... > 2000V

Max Output Current, per IO pin ................................... 4 mA

Max Output Current, all 21–IO pins ............................ 84 mA

Operating Conditions

TA(Ambient Temperature Under Bias) ............ 0°C to +70°C

Supply Voltage ...............................................+3.0V to +3.6V

Ground Voltage ................................................................. 0V

FOSC (Oscillator or Crystal Frequency) ... 24 MHz ± 100 ppm

................................................................... Parallel Resonant

DC Characteristics

Table 2. DC Characteristics

Parameter Description Conditions Min Typ Max Unit

VCC Supply Voltage 3.0 3.3 3.6 V

VIH Input High Voltage 2 5.25 V

VIL Input Low Voltage –0.5 0.8 V

IIInput Leakage Current 0< VIN < VCC ±10 μA

VOH Output Voltage High IOUT = 4 mA 2.4 V

VOL Output Low Voltage IOUT = –4 mA 0.4 V

IOH Output Current High 4mA

IOL Output Current Low 4mA

CIN Input Pin Capacitance Except DPLUS/DMINUS/CLK 10 pF

DPLUS/DMINUS/CLK 15 pF

CLOAD Maximum Output Capacitance Output pins 30 pF

ISUSP Suspend Current Connected[2] 228 273 μA

Disconnected[2] 835μA

ICC Supply Current HS Mode Normal operation OPMOD[1:0] = 00 175 mA

ICC Supply Current FS Mode Normal operation OPMOD[1:0] = 00 90 mA

tRESET Minimum Reset time 1.9 ms

Note

2. Connected to the USB includes 1.5 Kohm internal pull up. Disconnected has the 1.5 Kohm internal pull up excluded.

[+] Feedback

CY7C68000A

Document #: 38-08052 Rev. *G Page 10 of 15

AC Electrical Characteristics

USB 2.0 Transceiver

USB 2.0-compliant in FS and HS modes.

Timing Diagram

HS/FS Interface Timing - 60 MHz

Figure 3. 60 MHz Interface Timing Constraints

Table 3. 60 MHz Interface Timing Constraints Parameters

Parameter Description Min Typ Max Unit Notes

TCSU_MIN Minimum setup time for TXValid 4 ns

TCH_MIN Minimum hold time for TXValid 1 ns

TDSU_MIN Minimum setup time for Data (transmit direction) 4 ns

TDH_MIN Minimum hold time for Data (transmit direction) 1 ns

TCCO Clock to Control out time for TXReady, RXValid,

RXActive and RXError

18ns

TCDO Clock to Data out time (Receive direction) 1 8 ns

TCSU_MIN

TCH_MIN

TDSU_MIN

TDH_MIN

TCDO

TCCO

DataIn

DataOut

Control_Out

Control_In

CLK

[+] Feedback

Indice

Altri manuali Cypress Semiconductor Hardware per computer

Cypress Semiconductor

Cypress Semiconductor Perform CY14B102L Manuale utente

Cypress Semiconductor

Cypress Semiconductor NoBL CY7C1370DV25 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1241V18 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1141V18 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1460AV33 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1480V25 Manuale utente

Cypress Semiconductor

Cypress Semiconductor Perform CY62167E MoBL Manuale utente

Cypress Semiconductor

Cypress Semiconductor Perform STK12C68 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1392BV18 Manuale utente

Cypress Semiconductor

Cypress Semiconductor MoBL CY62126EV30 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1266V18 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY8CKIT-042-BLE Manuale utente

Cypress Semiconductor

Cypress Semiconductor STK16C88 Manuale utente

Cypress Semiconductor

Cypress Semiconductor STK11C88 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1516AV18 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1346H Manuale utente

Cypress Semiconductor

Cypress Semiconductor MoBL CY62128E Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1347G Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY62147DV18 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7B991 Manuale utente

Cypress Semiconductor

Cypress Semiconductor EZ-Host CY7C67300 Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1410JV18 Manuale utente

Cypress Semiconductor

Cypress Semiconductor FLEx36 CYD01S36V Manuale utente

Cypress Semiconductor

Cypress Semiconductor CY7C1024DV33 Manuale utente

Manuali Hardware per computer popolari di altre marche

EMC2

EMC2 VNX Series Manuale del proprietario

Panasonic

Panasonic DV0PM20105 Manuale utente

Mitsubishi Electric

Mitsubishi Electric Q81BD-J61BT11 Manuale utente

Gigabyte

Gigabyte B660M DS3H AX DDR4 Manuale utente

Raidon

Raidon iT2300 Manuale utente

National Instruments

National Instruments PXI-8186 Manuale utente

Hauppauge

Hauppauge WinTV-HVR-2250 Manuale utente

Kontron

Kontron CP6002 Manuale utente

Manhattan

Manhattan 702843 Manuale utente

Aphex

Aphex 230 Manuale utente

AMD

AMD Phenom II Manuale operativo

Intel

Intel NUC 12 Pro Manuale utente

dbx

dbx Zone Pro 1260 Manuale utente

Galaxy

Galaxy GHDX2-2430S-24F4D Manuale utente

Intel

Intel AXXRMFBU4 Manuale utente

Kontron

Kontron DIMM-PC/MD Manuale utente

ST X-NUCLEO-SAFEA1B Istruzioni operative

STEINWAY LYNGDORF

STEINWAY LYNGDORF SP-1 Manuale utente