
Section:
2.5.7.1
2.5.7.2
2.5.7.2.1
2.5.7.2.2
2.5.7.2.3
2.5.7.2.4
2.5.8
2.5.8.1
2.5.8.2
2.5.8.3
2.5.9
2.5.9.1
2.5.9.2
2.6
2.6.1
2.6.2
3.1
3.1.1
3.1.1
3.1.2
3.1.2.1
3.1.2.2
3.1.2.3
3.1.2.4
3.1.2.5
3.1.2.6
3.2
3.2.1
3.2.1.1
3.2.1.2
3.2.1.3
viii
Page:
General
..................................................................
2—72
DMA
Controller
Operation
....................................
2—72
Initialization
...........................................................
2—73
Transfer
.................................................................
2—73
Termination
and
Status
Check
..............................
2—73
General
Considerations
.........................................
2—74
The
I/O
System
and
the
Interrupt
System
................
2—75
General
..................................................................
2—75
Interrupt
Level
Usage
............................................
2—75
Device
Interrupt
Identification
..............................
2—76
Programming
Specifications
for
|/O
Device
on
the
CPU
Board
.......................................................
2—76
The
Real-time
Clock
..............................................
2-77
The
Current
Loop
Interface
...................................
2—77
ND-IOO
Bus
Extender
(BEX)
............................................
2—79
General
......................................................................
2—79
Bus
Extender
Architecture
.........................................
2—79
ND-IOO
INSTRUCTIONS
.......................................................
3—1
Introduction
to
the
Instruction
Repertoire
......................
3—1
General
.......................................................................
3—1
General
.......................................................................
3—1
Instruction
and
Data
Formats
....................................
3—3
Single
Bit
...............................................................
3—3
8
Bit
Byte
...............................................................
3—4
16
Bit
Word
...........................................................
3—4
32
Bit
Double
Word
...............................................
3—5
48
Bit
Floating
Point
Word
....................................
3—6
32
Bit
Floating
Point
Word
....................................
3—7
The
Instruction
Repertoire
...............................................
3—9
Memory
Reference
Instructions
.................................
3—9
Addressing
Structure
............................................
3—9
Store
Instructions
..................................................
3—18
Load
Instructions
...................................................
3—20
ND-06.014.02