Linear Technology DC1974 Series Guida rapida alla configurazione

dc1974f

DEMO MANUAL DC1974

DESCRIPTION

LTC2124, LTC2123, LTC2122

14-Bit, 310Msps to 170Msps Dual

ADCs with JESD204B Outputs

Demonstration circuit 1974 supports the LT C

2124 14-bit

dual ADC family with JESD204B compliant CML outputs.

It was specially designed for applications that require

single-ended AC coupled inputs. The DC1974 supports

the LTC2124, LTC2123 and LTC2122 with sample rates

from 310Msps to 170Msps.

The specific ADC characteristics are listed in the DC1974

Variants section. The circuitry on the analog inputs is opti-

mized for analog input frequencies from 5MHz to 400MHz.

L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and PScope

is a trademark of Linear Technology Corporation. All other trademarks are the property of their

respective owners.

Refer to the data sheet for proper input networks for dif-

ferent input frequencies.

Design files for this circuit board are available at

http://www.linear.com/demo/DC1974

DC1974 VARIANTS ADC PART NUMBER

RESOLUTION

(Bit)

MAXIMUM SAMPLE RATE

(Msps)

INPUT FREQUENCY

(MHz)

1974A-A LTC2124 14 310 5 to 400

1974A-B LTC2123 14 250 5 to 400

1974A-C LTC2122 14 170 5 to 400

PARAMETER CONDITION MIN TYP MAX UNIT

ADC Supply Voltage This Supply Must Provide Up to 700mA 4 6 V

Analog Input Range 1.35 1.5 VPP

Sampling Frequency (Device Clock Frequency) Depending on ADC (1X CLK Mode) 10 310 MHz

Device Clock Level (Single-Ended at J3) Minimum Logic Levels (DEVCLK+ Tied to GND) 0 V

Maximum Logic Levels (DEVCLK+ Tied to GND) 3.6 V

Device Clock Level (Differential Signal Across J3 and J4) Minimum Logic Levels (DEVCLK+ Not Tied to GND,

1.2V Common Mode)

0.2 V

Digital Inputs (ADC_SYS_REF_N, ADC_SYS_REF_P,

SYNC_N, SYNC_P)

Differential Input Voltage 0.2 1.8 V

Common Mode Input Range 1.1 1.2 1.5 V

PERFORMANCE SUMMARY

Specifications are at TA= 25°C

DC1974 VARIANTS

dc1974f

DEMO MANUAL DC1974

QUICK START PROCEDURE

Figure 1. DC1974 Setup

Demonstration circuit 1974 is easy to set up to evaluate the

performance of the LTC2124 A/D converter family. Refer

to Figure 1 for proper measurement equipment setup and

follow the procedure below:

SETUP

The DC1974 evaluation system uses standard, off the shelf

FPGA evaluation boards for data capture and communi-

cation with the host computer. Follow the instructions in

Appendix A for the Xilinx KC705 based system. Verilog

code may be downloaded from the respective ADC landing

page. www.linear.com/LTC2123

CHANNEL 1

SINGLE-ENDED

ANALOG INPUT

OPTIONAL FPGA

REFERENCE

CLOCK INPUT

OPTIONAL FPGA

REFERENCE

SIGNAL INPUT

OPTIONAL SYS_REF

INPUT FOR ADC

(SUB CLASS 1 ONLY)

SINGLE-ENDED DEVICE

CLOCK INPUT

OPTIONAL SYS_REF

INPUT FOR FPGA

(SUB CLASS 1 ONLY)

JUMPERS SHOWN IN THEIR

DEFAULT POSITIONS

4V TO 6V

dc1974 F01

THE DC1974 CONNECTS TO

KC705 VIA AN FMC CONNECTOR

CHANNEL 2

SINGLE-ENDED

ANALOG INPUT

dc1974f

DEMO MANUAL DC1974

HARDWARE SETUP

SMAs

J1: AINA – Analog input for channel A – Apply a signal to

J1 from a 50Ω driver. Filters are required for data sheet

performance.

J2: AINB – Analog input for channel B – Apply a signal to

J2 from a 50Ω driver. Filters are required for data sheet

performance.

J3: DEVCLK––Encode clock input for single-ended

clocks–By default the DC1974 is defined to accept a

single-ended clock signal on J3. It can be modified to ac-

cept a differential clock signal through J3 and J4. Some

component changes are required, see the encode clock

section for more information.

J4: DEVCLK+ – Encode clock input for differential sig-

nals – By default the DC1974 is defined to accept a

single-ended clock signal on J3. It can be modified to

accept a differential clock signal through J3 and J4. Some

component changes are required, see the encode clock

section for more information.

J5 and J6: ADC_SYS_REF – JESD204B Subclass 1 only –

When testing the ADC in subclass 1 operation a SYS_REF

input is required to synchronize the ADC and FPGA. Apply

a SYS_REF signal to this input from a SYS_REF driver

board. This input drives the SYS_REF of the ADC.

J11 and J12: FPGA_SYS_REF – JESD204B Subclass 1

only – When testing the ADC in subclass 1 operation a

SYS_REF input is required to synchronize the ADC and

FPGA.ApplyaSYS_REFsignal tothisinputfrom aSYS_REF

driver board. This input drives the SYS_REF of the FPGA.

J7 and J8: FPGA_GBT_REF – This is an optional reference

port for the FPGA. It is used for testing purposes only. In

the default configuration these SMAs are not used.

J9 and J10: FPGA_CLK – This is an optional clock input

port for the FPGA. It is used for testing purposes only. In

the default configuration these SMAs are not used.

TURRETS

V+: Positive supply voltage for the ADC and digital

logic–This voltage feeds a regulator that supplies the

proper voltages for the ADC and buffers. The voltage range

for this turret is 4V to 6V. The supply should be able to

deliver 700mA of current.

SENSE: Optional reference voltage – This pin is connected

directly to the SENSE pin of the ADC. Connecting SENSE

to VDD selects the internal reference and a ±0.66V input

range. The same input voltage range can be achieved

by applying an external 1.25V reference to SENSE. If no

external voltage is supplied this pin will be pulled up to

VDD through a 1k pull-up resistor.

1.8V OUT: Optional 1.8V turret – This pin is connected

directly to the VDD pin of the ADC. It requires a supply that

can deliver up to 500mA. Driving this pin will shutdown the

on board regulator. It can also be a test point to measure

the voltage at the output of the regulators.

GND: Ground Connection – This demo board only has a

single ground plane. This turret should be tied to the GND

terminal of the power supply being used.

JUMPERS:

JP1 EEPROM:EEPROMwriteprotect.Forfactory use only.

Should be left in the enable (PROG) position.

JP2 SYNC: This jumper is provided to manually force the

SYNC~ signal of the ADC to a known value. By default,

the resistors connecting this jumper are removed. If R20

and R21 are installed the SYNC jumper can be used to

force SYNC~ high or low depending on the position of the

jumper. Position 0 is for low and 1 is for high.

dc1974f

DEMO MANUAL DC1974

If a Kintex 7 FPGA board is used to acquire data from

the DC1974, the Kintex 7 FPGA board must FIRST be

poweredBEFOREapplying4V to 6Vacross the pins marked

“V+” and “GND” on the DC1974. For more information

about the Kintex 7 board, please see the demo manual at

www.xilinx.com. TheDC1974requiresat least4Vforproper

operation. Regulators on the board produce the voltages

required for the ADC and the required logic devices. The

DC1974 requires up to 700mA. The DC1974 should not be

removed or connected to the Kintex 7 FPGA board while

power is applied.

The DC2159 should also be connected to the Kintex 7

board and the supplied mini USB cable should be con-

nected to the DC2159. The Kintex 7 board should be

powered on BEFOREthe mini USB connector is connected

to theDC2159. See Figure 5 in Appendix A.

APPLYING POWER AND SIGNALS TO THE DC1974 DEMONSTRATION CIRCUIT

Apply the analog input signal of interest to the SMA con-

nector on the DC1974 board marked J1 or J2. In the default

setup, the DC1974 has a single SMA input that is meant

to be driven with a 50Ω source. The DC1974 is populated

with an input network that has 50Ω characteristic imped-

ance over a wide frequency range. This can be modified

to produce different frequency responses as needed. Al-

though the input of the DC1974 is single-ended, there is a

transformer on the board that translates the single-ended

signal to a differential signal to drive the ADC.

ANALOG INPUT NETWORK

In almost all cases, off board filters with good return loss

will be required on the analog input of the DC1974 to

produce data sheet SNR.

The off board filter should be located close to the input

of the demo board to avoid reflections from impedance

discontinuitiesatthedrivenend of a long transmission line.

Most filters do not present 50Ω outside the passband. In

some cases, 3dB to 10dB pads may be required to make

the filter look more like 50Ω to obtain low distortion.

Applyanencodeclockto the SMA connector on the DC1974

marked J3. By default, the DC1974 is configured to have

a single-ended clock input. Although the clock input of

the DC1974 is single-ended, there is a transformer on

the board that translates the single-ended signal to a dif-

ferential signal to drive the ADC.

For the best noise performance, the encode input must

be driven with a very low jitter signal generator source.

The amplitude should be as large as possible up to 2VPP

or 10dBm.

The DC1974 is designed to accept single-ended signals

by default. To modify the DC1974 to accept a differential

signal, remove C33, R44, R45 and R46. Populate R49,

R43, R48 and R47 with 0Ω resistors. Drive the demo

board with a differential signal on J3 and J4. These SMAs

are positioned 0.5" apart to accommodate LT C differential

clock boards.

ENCODE CLOCK

dc1974f

DEMO MANUAL DC1974

The DC1974 is controlled by the PScope

™

System Soft-

ware provided or downloaded from the Linear Technology

website at http://www.linear.com/software/. If a Kintex 7

FPGA board and DC2159 were provided, follow the demo

manual of these boards for proper setup.

The Kintex 7 FPGA board will act as the data collection

board and the DC2159 is used to connect the FPGA to

the computer. These boards both are designed to work

seamlessly with PScope, Linear Technology’s data col-

lection software.

To start the data collection software and if “PScope.exe”

is installed (by default) at \Program Files\LT C \PScope\,

double click the PScope icon or bring up the run window

under the start menu and browse to the PScope directory

and select PScope.

If the DC1974 is properly connected to the Kintex 7 FPGA

boardandthe DC2159, PScope shouldautomaticallydetect

the DC1974 and configure itself accordingly. If necessary

the procedure below explains how to manually configure

PScope.

Under the “Configure” menu, go to “ADC Configuration...”

Check the “Config Manually” box and use the following

configuration options, shown in Figure 2:

Manual Configuration settings:

Bits: 14

Alignment: 16

Channs: 2

Bipolar: Unchecked

Positive-Edge Clk: Unchecked

If everything is hooked up properly, powered and a suit-

able encode clock is present, clicking the “Collect” button

should result in time and frequency plots displayed in

the PScope window. Additional information and help for

PScope is available in the KC705 guide and in the online

help available within the PScope program itself.

NOTE: If a PRBS error occurs hit connect again. This

is a bug in the first version of the software.

SERIAL PROGRAMMING

PScope has the ability to program the DC1974 board

serially through the DC2159. There are several options

available for the LTC2124 family that are only available

through serial programming. PScope allows all of these

features to be tested.

These options are available by first clicking on the “Set

Demo Bd Options” icon on the PScope toolbar (Figure 3).

This will bring up the menu shown in Figure 4.

SOFTWARE

Figure 2: ADC Configuration

Figure 3: PScope Toolbar

dc1974f

DEMO MANUAL DC1974

This menu allows any of the options available for the

LTC2124 to be programmed serially. The LTC2124 family

has the following options:

Sleep Mode – Selects between normal operation and

sleep mode.

nOff (Default) – Entire ADC is powered and active.

nOn – The entire ADC is powered down.

Nap Mode – Selects between normal operation and

napmode.

n Off (Default) – Entire ADC is powered and active.

n On – The entire ADC is put into nap mode.

Channel B Power Down – Selects between normal opera-

tion and powering down channel B.

nOff (Default) – Normal operation.

nOn – Channel B is powered down.

Channel A Power Down – Selects between normal opera-

tion and powering down channel B.

nOff (Default) – Normal operation.

nOn – Channel A is powered down.

2x Clock – Selects between a sample rate equal to the

device clock, or device clock twice the sample rate.

nOff (Default) – DEVCLK is equal to the sample rate.

nOn – DEVCLK is twice the sample rate.

Overflow – Enables or disables the overflow bit in the

output data.

nDisabled (Default) – Over flow bit is disabled.

nEnabled – Overflow bit is enabled.

Duty Cycle Stabilizer – Enables or disables Duty Cycle

Stabilizer.

nStabilizeroff (Default)–Duty CycleStabilizerDisabled.

nStabilizer on – Duty Cycle Stabilizer Enabled.

Device ID – Sets the device ID defined in JESD204B 8.3.

Default is 00000000, but can be set to whatever the user

chooses.

Bank ID – Sets the bank ID defined in JESD204B 8.3. De-

fault is 0000, but can be set to whatever the user chooses.

Frames per MultiFrame – Selects number of frames in

each multiframe as defined in JESD204B 5.3.3.5. The user

selects the number of desired frames per multiframe and

PScope configures the ADC accordingly. Valid values for

number of frames per multiframe are 9 to 32.

Figure 4: Demo Bd Configuration Options

SOFTWARE

dc1974f

DEMO MANUAL DC1974

Lane Alignment Sequence – Enables or disables the lane

alignment sequence.

nEnabled (Default) – Lane alignment sequence is

enabled.

nDisabled - Lane alignment sequence is disabled.

Lane Alignment Monitor – Enables or disables the lane

monitor sequence.

nEnabled(Default)–Lanealignment monitorsequence

is enabled.

nDisabled – Lane alignment monitor sequence is

disabled.

Frame Alignment Monitor –Enablesor disablesthe Frame

monitor sequence

nEnabled (Default) – Frame alignment monitor se-

quence is enabled.

nDisabled – Frame alignment monitor sequence is

disabled.

Reset Dividers (Subclass 1 or 2 Only) – Enables or dis-

ables SYSREF reset of dividers.

nEnabled(Default)–Subclass1–EnablestheSYSREF

reset of dividers. Subclass 2 – Enables SYNC~ reset

of dividers.

nDisabled – Subclass 1 – Disables the SYSREF reset

of dividers. Subclass 2 – Disables SYNC~ reset of

dividers.

Scrambling – Enables or disables the scrambling of the

output data.

nDisabled (Default) – Scrambling is disabled.

nEnabled – Scrambling is enabled.

Alert Mode De-arm Length (Subclass 1 Only) – Selects

the de-arming length in multiframe periods to trigger the

alert in subclass 1. Valid values are 1 to 8.

Alert Mode (Subclass 1 Only) – Enables or disables the

alert mode.

nDisabled (Default) – Alert mode is disabled.

nEnabled – Alert mode is enabled.

TX Sync – Enables or disables Transmitter induced syn-

chronization.

nDisabled (Default) – Transmitter induced synchro-

nization isdisabled.

nEnabled - Transmitter induced synchronization

isenabled.

Test Pattern – Selects the data presented at the output

of the ADC

Normal ADC Data (Default) – The data that is sampled

by the input of the ADC

K28.5 Pattern – A repeating SYNC comma.

K28.7 Pattern – 1111100000.

D21.5 Pattern – 1010101010.

PRBS15 Pattern – A Pseudorandom bit sequence pat-

tern described by 1 + x14 + x15.

Lane Alignment Sequence – The lane alignment se-

quence is transmitted according to tables 3a to 3h from

the datasheet.

Test Samples Sequence – The test samples are repeat-

edly transmitted according to tables 4a to 4b from the

datasheet.

Modified RPAT Pattern – A modified RPAT pattern as

described in IEEE Std. 802.3-2008 Annex 48A.

CML Output Magnitude – Magnitude of the CML out-

putsignals.

Value selections are:

10mA (250mV) Default

12mA (300mV)

14mA (350mV)

16mA (400mV)

Once the desired settings are selected hit OK and PScope

will automatically update the register of the device on the

DC1974 demo board.

SOFTWARE

dc1974f

DEMO MANUAL DC1974

XILINX KC705 BASED EVALUATION SYSTEM

ThedemonstrationsystemfortheLTC2124familyconsists

of the DC1974, a Xilinx KC705 FPGA evaluation board, a

DC2159 USB communication board and a host PC running

the PScope software.

Complete systems that ship from Linear Technology will

have the KC705 board configured to automatically load

the default subclass 0 FPGA image from the onboard

configuration EEPROM. The procedure for bringing up

the system is as follows:

1) If the boards were obtained separately, assemble them

as shown in Figure 5 (FMC connectors are fragile, make

sure they are properly aligned before seating.)

2) Connect power supply to the KC705 board and turn on

thepowerswitch.If the assembled system was obtained

from Linear Technology, the subclass 0 image will load

automatically from the onboard conﬁguration memory.

3) Boards not obtained from Linear Technology will need

to be conﬁgured as described in the Alternate FPGA

Conﬁguration section below.

4) Apply power, encode clock and analog input signals to

the DC1974 board.

5) VerifythatPScopesoftwareis installed. Connect DC2159

to the host PC with a USB-mini cable. Driver installation

will start automatically and PScope will recognize the

DC1974 when installation ﬁnishes.

NOTE: Power must be applied to the KC705 board when

the USB cable is connected or the driver installation will

not complete properly.

ALTERNATE FPGA CONFIGURATION

KC705 boards not obtained from Linear Technology will

need to be configured via JTAG. FPGA images are located

in the PScope installation directory in the FPGA_images

folder. Connect a USB micro cable to the JTAG USB con-

nector on the KC705 board and use a Xilinx tool such as

Impact to load the Subclass 0, 2 lane bitfile. Once the

FPGA is configured, remove the USB cable and exit the

software. (The onboard JTAG adapter and the DC2159

USB communication board use the same USB controller

and they may interfere with one another.)

APPENDIX A

dc1974f

DEMO MANUAL DC1974

5. CONNECT

DC2159

TO PC

1. ASSEMBLE BOARDS

4. POWER-UP

DC1974, TURN ON

CLOCK AND

ANALOG INPUTS

3. CONFIGURE

FPGA VIA JTAG

(IF NECESSARY),

THEN REMOVE

USB CABLE

2. POWER-UP

KC705

dc1974 F05

Figure 5. KC705 Based Demonstration System

APPENDIX A

dc1974f

DEMO MANUAL DC1974

PARTS LIST

ITEM QTY REFERENCE PART DESCRIPTION MANUFACTURER/PART #

Required Circuit Components

1 2 C1, C2 CAP., X5R, 1µF, 10V, 10%, 0402 AVX, 0402ZD105KAT2A

2 1 C3 CAP., TANT, 100µF, 10V, 10%, 6032 AVX, TAJW107K010RNJ

3 1 C4 CAP., X7R, 47µF,10V, 10%, 1210 MURATA, GRM32ER71A476KE15L

4 4 C5, C11, C25, C26 CAP., X5R, 2.2µF, 10V, 20%, 0603 AVX, 0603ZD225MAT2A

5 7 C6, C33-C35, C50-C52 CAP., X7R, 0.01µF, 16V, 10%, 0402 AVX, 0402YC103KAT2A

6 1 C7 CAP., X5R, 10µF, 6.3V, 20%, 0805 AVX, 08056D106MAT2A

7 22 C10, C12-C24, C27-C32, C41, C53 CAP., X5R, 0.1µF, 10V, 10%, 0402 AVX, 0402ZD104KAT2A

8 4 C37, C38, C39, C40 CAP., C0G, 47pF, 16V, 10%, 0402 AVX, 0402YA470KAT2A

9 8 C42-C49 CAP., X7R, 1000pF, 50V, 10%, 0402 AVX, 04025C102KAT2A

10 4 E1, E2, E3, E4 TESTPOINT, TURRET, 0.094" MILL-MAX, 2501-2-00-80-00-00-07-0

11 2 JP1, JP2 HEADER, HD1X3-079 SULLINS, NRPN031PAEN-RC

12 10 J1-J6, J9-J12 CONN., SMA 50Ω, EDGE-LAUNCH EF JOHNSON, 142-0701-851

13 0 J7, J8 (OPT) CONN., SMA 50Ω, EDGE-LAUNCH EF JOHNSON, 142-0701-851

14 1 J13 CONN., BGA 40X10 SAMTEC, SEAM-40-02.0-S-10-2-A-K-TR

15 1 L1 RES., CHIP, 0Ω, 1206 VISHAY, CRCW12060000Z0EA

16 1 L2 IND., FERRITE BEAD, 33Ω, 1206 MURATA, BLM31PG330SN1L

17 0 L3 RES., 1206 OPT

18 2 R1,R59 RES., CHIP, 3.01k, 1/16W, 1%, 0402 VISHAY, CRCW04023K01FKED

19 1 R2 RES., CHIP, 10k, 1/16W, 1%, 0402 VISHAY, CRCW040210K0FKED

20 1 R4 RES., CHIP, 182k, 1/16W, 1%, 0402 VISHAY, CRCW0402182KFKED

21 4 R5, R24, R25, R58 RES., CHIP, 1k, 1/16W, 1%, 0402 NIC, NRC04F1001TRF

22 10 R6-R11, R32-R35 RES., CHIP, 24.9Ω, 1/16W, 1%, 0402 VISHAY, CRCW040224R9FKED

23 11 R12, R13, R15, R16, R18, R39,

R40, R44, R45, R46, R57

RES., CHIP, 0Ω, 1/16W, 0402 NIC, NRC04Z0TRF

24 5 R14, R17, R41, R56, R61 RES., CHIP, 100Ω, 1/16W, 1%, 0402 NIC, NRC04F1000TRF

25 0 R19-R23, R42, R43, R48-R53,

R54, R55, R60

RES., 0402 OPT

26 2 R26, R29 RES., CHIP, 20Ω, 1/16W, 1%, 0402 NIC, NRC04F20R0TRF

27 2 R27, R28 RES., CHIP, 49.9Ω, 1/16W, 1%, 0402 VISHAY, CRCW040249R9FKED

28 2 R30, R31 RES., CHIP, 300Ω, 1/16W, 1%, 0402 NIC, NRC04F3000TRF

29 3 R36, R37,R38 RES., CHIP, 4.99k, 1/16W, 1%, 0402 VISHAY, CRCW04024K99FKED

30 5 R47, R62,R63,R64,R65 RES., CHIP, 4.99Ω, 1/16W, 1%, 0402 NIC, NRC04F4R99TRF

31 2 R66, R67 RES., CHIP, 100Ω, 1/20W, 1%, 0201 NIC, NRC02F1000TRF

32 3 T1, T2, T3 XFMR., MABA-007159-000000 M/A-COM, MABA-007159-000000

33 1 U2 I.C., LT3080EDD#PBF, DFN 3X3 LINEAR TECH., LT3080EDD#PBF

34 1 U3 I.C., LT1763CDE-3.3#PBF, DFN12DE-4X3 LINEAR TECH., LT1763CDE-3.3#PBF

35 1 U6 I.C. EEPROM 32KBIT 400KHz, TSSOP8 MICROCHIP, 24LC32A-I/ST

Questo manuale è adatto per i seguenti modelli

Indice

Altri manuali Linear Technology Scheda madre

Linear Technology

Linear Technology DC2269A-A Guida rapida alla configurazione

Linear Technology

Linear Technology DC2142A Guida rapida alla configurazione

Linear Technology

Linear Technology DC1925A Series Guida rapida alla configurazione

Linear Technology

Linear Technology DC2479A-A Manuale utente

Linear Technology

Linear Technology DC981A Manuale utente

Linear Technology

Linear Technology DC1392A Guida rapida alla configurazione

Linear Technology

Linear Technology DC1576 Guida rapida alla configurazione

Linear Technology

Linear Technology DC1928A Guida rapida alla configurazione

Linear Technology

Linear Technology DC2177A-C Guida rapida alla configurazione

Linear Technology

Linear Technology DC1811A Guida rapida alla configurazione

Linear Technology

Linear Technology LT5572 Manuale utente

Linear Technology

Linear Technology DC980A Manuale utente

Linear Technology

Linear Technology DC1842B Manuale utente

Linear Technology

Linear Technology DC1513B Guida rapida alla configurazione

Linear Technology

Linear Technology DC150A Manuale utente

Linear Technology

Linear Technology LT3437IFE Manuale utente

Linear Technology

Linear Technology 2429A Guida rapida alla configurazione

Linear Technology

Linear Technology DC1472A Guida rapida alla configurazione

Linear Technology

Linear Technology LTC2418 Guida rapida alla configurazione

Linear Technology

Linear Technology DC1788B Guida rapida alla configurazione

Linear Technology

Linear Technology Analog Devices DC2728A Guida rapida alla configurazione

Linear Technology

Linear Technology DC1668B-C Guida rapida alla configurazione

Linear Technology

Linear Technology DC1830A-A Guida rapida alla configurazione

Linear Technology

Linear Technology DC1816B Manuale utente

Manuali Scheda madre popolari di altre marche

DFI

DFI SD170 Manuale utente

ASROCK

ASROCK ROMED8-2T Manuale utente

Asus

Asus P2L97A Manuale utente

Winmate

Winmate IC70 Manuale utente

Asus

Asus MES-B Manuale utente

Grantech

Grantech SYS8F377VGGA-3OMN Manuale utente

Telit Wireless Solutions

Telit Wireless Solutions SL869-3DR Manuale utente

Gigabyte

Gigabyte GA-9IVDT Manuale utente

Texas Instruments

Texas Instruments ADS8372EVM Manuale utente

Commell

Commell MS-C73 Manuale utente

IBT Technologies

IBT Technologies MB860 Manuale utente

Nvidia

Nvidia TEGRA DG-04927-001_V01 Manuale utente

Biostar

Biostar M7VIT Bravo Istruzioni per l'uso e l'installazione

Intel

Intel D33217CK Manuale utente

Asus

Asus F1A55-M LX PLUS R2.0 Manuale utente

EPC

EPC EPC9147C Manuale utente

Asus

Asus EX-B760M-V5 D4 Manuale utente

EPOX

EPOX MU-8KHA0010 Manuale utente