PSI DRS4 Manuale utente
DRS4 Evaluation Board User’s Manual
Please check for possible updates of this manual under http://drs.web.psi.ch/datasheets
DRS4 Evaluation Board
User’s Manual
Board Revision 1.1
as of Dec. 2008
Last revised: Dec. 15, 08
Stefan Ritt
Paul Scherrer Institute
CH-5232 Villigen PSI
Switzerland
Email: [email protected]
Phone: +41 56 310 3728
DRS4 Evaluation Board User’s Manual
Page 2 of 21
Revision History
Date Modification
12 Dec. 08 Initial Revision
15 Dec. 08 Added firmware register mapping
DRS4 Evaluation Board User’s Manual
Please check for possible updates of this manual under http://drs.web.psi.ch/datasheets
Table of Contents
Revision History.........................................................................................................................2
Table of Contents.......................................................................................................................3
1. Introduction.......................................................................................................................4
1.1. Board description .....................................................................................................4
1.2. Firmware Description...............................................................................................5
2. Installation.........................................................................................................................7
2.1. Windows XP ............................................................................................................7
2.2. Linux ......................................................................................................................11
3. Development Hints..........................................................................................................14
3.1. Power Supply .........................................................................................................14
3.2. Analog Input...........................................................................................................15
3.3. Control Voltages ....................................................................................................15
3.4. ADC Clock.............................................................................................................15
4. DRS4 Evaluation Board Schematics...............................................................................16
DRS4 Evaluation Board User’s Manual
1. Introduction
The DRS4 chip, which has been designed at the Paul Scherrer Institute, Switzerland by Stefan
Ritt and Roberto Dinapoli is a Switched Capacitor Array (SCA) capable of digitizing eight
channels at sampling speeds up to 6 GSPS. This chip is available through the PSI technology
transfer program for other institutes and organizations. In order to simplify the design process
to integrate the DRS4 chip into custom electronics, an evaluation board has been designed,
which demonstrates the basic operation of the chip. It has SMA connectors for four input
channels CH1 to CH4, an USB 2.0 connector and a LEMO trigger input (Figure 1). The board
is powered through the USB port and contains an on-board trigger logic. It comes with MS
Windows®and Linux drivers and two application programs. It is basically equivalent to a four
channel 5 GSPS digital oscilloscope.
This manual describes the software installation, the usage of the application programs, and
gives hints for developers seeking to build new electronics around the DRS4 chip.
1.1. Board description
Since the DRS4 chip has differential inputs, the board uses four transformers (ADT1-1WT
from Mini-Circuits®) to converted the 50-Ohm terminated single ended inputs into differential
signals. The transformers are followed by analog switches (ADG936 form Analog Devices®).
These switches allow the multiplexing of the DRS4 inputs between the input connectors and a
reference voltage generated by the on-board 16-bit DAC for calibration purposes. The DRS4
is read out by a 14-bit ADC (AD9245 from Analog Devices®) and a FPGA (Xilinx®Spartan
3). The USB connection is implemented with a micro controller (Cypress®CY2C68013A).
The high speed modus of the USB 2.0 bus allows for data transfer rates of more than 20
MB/sec.
Figure 1: Picture of the DRS4 Evaluation Board with different components
Page 4 of 21
DRS4 Evaluation Board User’s Manual
Please check for possible updates of this manual under http://drs.web.psi.ch/datasheets
For trigger purposes, a 50-Ohm terminated TTL compatible input is implemented (Lemo
connector). A on-board discriminator with programmable level allows for self triggering on
any of the four input channels. An 1 MBit EEPROM (25LC1025 from Microchip®) is used to
store the board serial number and calibration information. Two 14-pin headers carry all
important logical signals which allow easy debugging with a logic analyzer or oscilloscope. A
JTAG adapter can be used to update the FPGA firmware through a Xilinx®Platform Cable
Adapter.
1.2. Firmware Description
Both the Windows and the Linux distribution contain a subdirectory “firmware” which
contains the FPGA and Microcontroller firmware for the DRS4 Evaluation Board. The FPGA
firmware is written in pure VHDL, thus making it easy to port it to other FPGA devices such
as Altera®or Lattice®. Only a few Xilinx®basic components such as clock managers and I/O
blocks have been instantiated and must be adapted when another FPGA manufacturer than
Xilinx®is chosen. The FPGA source code is contained in several files with following
contents:
src/drs4_eval1.vhd Top level entity. Routing of clock signals, global reset signal,
LEDs and LEMO input
src/drs4_eval1_app.vhd Main file containing state machines for DRS4 readout, serial
interface to DAC, EEPROM and temperature sensor, trigger
logic and reference clock generation
src/usb_dpram.vhd Instantiates block ram for waveform storage
src/usb_racc.vhd Interface to CY2C68013A microcontroller in slave FIFO mode.
Implements a set of status and control registers through which
the main application can be controlled
src/usr_clocks.vhd Generates 66 MHz, 132 MHz, 264 MHz and a phase shifted 66
MHz clock out of the 33 MHz quartz input frequency via the
Xilinx®Digital Clock Managers (DCM)
ucf/drs4_eval1.ucf Constraint file. Assigns package pins and defines clock
constraints
3s400/drs4_eval1.ise Xilinx®ISE 9.2i project file
3s400/drs4_eval1.bit Compiled firmware image directly for Spartan 3s400 FPGA
3s400/drs4_eval1.mcs Compiled firmware image for FPGA EEPROM XCF02S
3s400/drs4_eval1.ipf Xilinx®Impact project file to program FPGA via download
cable
The firmware for the USB microcontroller from Cypress®is written in C and must be
compiled with the Keil®8051 C compiler. It contains the standard include and library files
from the Cypress EZ-USB®development kit plus some DRS specific files:
CY7C68013A/drs_eval.c Main micro controller firmware file
CY7C68013A/dscr.a51 USB descriptor tables
CY7C68013A/drs_eval.hex Compiled firmware file (Intel HEX format)
DRS4 Evaluation Board User’s Manual
Page 6 of 21
CY7C68013A/drs_eval1.iic Compiled firmware file (For Cypress EZ-USB Console
download)
CY7C68014A/* Remaining files are standard files from EZ-USB development
kit
The FPGA firmware implements a set of control and status registers, through which the DRS4
can be controlled and read out. The mapping of the control registers is as follows:
# Ofs. Bit Name Comment
0 0x00 0 start_trig write a "1" to start the domino wave
0 0x00 1 reinit_trig write a "1" to stop & reset the DRS chip
0 0x00 2 soft_trig write a "1" to stop the DRS chip & read the data to RAM
0 0x00 3 flash_trig Flash contents of RAM into EEPROM
0 0x02 18 led 1=on, 0=blinks once at beginning of DRS chip readout
0 0x02 19 tcal_en switch on (1) / off (0) 264 MHz calib. sig. for DRS chips
0 0x02 21 transp_mode 1=send DRS inputs to outputs ("transparent mode")
0 0x02 22 enable_trigger write a "1" to enable hardware trigger
0 0x02 23 readout_mode 0:start from first bin, 1:start from domino stop
0 0x02 24 neg_trigger 1=trigger on high to low transition
0 0x02 25 acalib write "1" to enable amplitude calibration
0 0x02 27 dactive 0:stop domino wave during readout, 1:keep it running
0 0x02 28 standby 1: put chip in standby mode
1 0x04 31..16 DAC0 Set DAC 0 (=A, ROFS)
1 0x06 15..0 DAC1 Set DAC 1 (=B, CMOFS)
2 0x08 31..16 DAC2 Set DAC 2 (=C, CAL-)
2 0x0A 15..0 DAC3 Set DAC 3 (=D, CAL+)
3 0x0C 31..16 DAC4 Set DAC 4 (=E, BIAS)
3 0x0E 15..0 DAC5 Set DAC 5 (=F, TLEVEL)
4 0x10 31..16 DAC6 Set DAC 6 (=G, O-OFS)
4 0x12 15..0 DAC7 Set DAC 7 (=H, -)
5 0x14 31..24 configuration Bit0: DMODE, Bit1: PLLEN, Bit2: WSRLOOP
5 0x14 23..16 channel_config 1=1x8k,0x11=2x4k,0x33=4x2k,0xFF=8x1k
5 0x16 7..4 first_chn first channel address to read out (0..9)
5 0x16 3..0 last_chn last channel address to read out (1..9)
6 0x18 31..16 trigger_delay trigger delay in ticks of roughly 0.56 ns
6 0x1A 15..0 sampling_freq sampling frequency in ticks (=1024/fsamp*0.120-2)
While the mapping of the status registers is like this:
# Ofs. Bits Name Comment
0 0x00 31..16 board_magic 0xC0DE, Magic number for DRS board identification
0 0x02 15..8 board_type 5 for DRS4 USB Evaluation Board 1.1
0 0x02 7..0 drs_type 4 for DRS4
1 0x04 0 running "1" while domino wave running or readout in progress
2 0x08 31..16 stop_cell position of cell where sampling stopped at last trigger
8 0x20 31..16 temperature temperature in 0.0625 deg. C units
9 0x24 31..16 serial_cmc Serial number CMC board
9 0x26 15..0 version_fw firmware version (SVN revision)
DRS4 Evaluation Board User’s Manual
All registers are implemented as 32-bit registers, so they can be mapped easily into some
VME address space for example if one decides to build a VME board containing the DRS4.
2. Installation
2.1. Windows XP
Under MS Windows®it is important to install the necessary driver before connection the
DRS4 Evaluation Board with the PC. The current distribution can be downloaded from
http://drs.web.psi.ch/download . The Windows version contains a single program drs-
xx.exe (where xx is the version) which can be executed to install the driver, applications,
documentation and source code. Executing this file starts the installer:
You can select which components to be installed:
Please check for possible updates of this manual under http://drs.web.psi.ch/datasheets
DRS4 Evaluation Board User’s Manual
Then you can select the installation directory:
After the installer has finished, you can connect the DRS4 Evaluation Board to the Computer:
Now you will see the “Found New Hardware” dialog:
Where you can click “Install the software automatically” and then click “Next”.
Page 8 of 21
DRS4 Evaluation Board User’s Manual
After successful installation of the driver, you will see the following window:
And a new group in your Start Menu:
Clicking on „DRS Command Line Interface“ will start a simple application which connects to
the DRS4 Evaluation Board. If it finds the board, it displays the board serial number and the
firmware revision as on the following screen shot:
Now you are ready to issue your first command “info” which shows some more information,
like the current board temperature. The temperature sensor is on the bottom side just below
the DRS4 chip. If you keep issuing “info” commands and touch that sensor with your finger,
you should see the temperature increase.
Please check for possible updates of this manual under http://drs.web.psi.ch/datasheets
DRS4 Evaluation Board User’s Manual
The second application is an oscilloscope-like program, which connects to the DRS4 board
and works pretty much like a normal oscilloscope. You can select the trigger mode, trigger
level and trigger source. On Rev. 1.1 of the DRS4 evaluation board, only CH1 can be selected
as trigger source. You enable a channel by clicking on the number “1” to “4”. There are two
cursors and a few utilities. You can save a waveform in an ASCII format. After you opened a
file, each trigger will write the waveform of the active channel(s) to that file. When you are
continuously running, the file will grow very quickly.
The picture above shows an un-calibrated evaluation board, which shows a noise level of
about 7 mV RMS. Future version of the firmware and drivers will contain calibration routines,
which bring down the noise by more than one order of magnitude.
Page 10 of 21
Altri manuali per DRS4
2
Indice
Altri manuali PSI Scheda madre
Manuali Scheda madre popolari di altre marche
Telit Wireless Solutions
Telit Wireless Solutions SL869-3DR Manuale utente
Gigabyte
Gigabyte GA-9IVDT Manuale utente
Texas Instruments
Texas Instruments ADS8372EVM Manuale utente
Commell
Commell MS-C73 Manuale utente
IBT Technologies
IBT Technologies MB860 Manuale utente
Nvidia
Nvidia TEGRA DG-04927-001_V01 Manuale utente
