Analog Devices ADSP-21000 Guida utente

ADSP-21000 FamilyADSP-21000 Family

ADSP-21000 Family

Application Handbook VolumeApplication Handbook Volume

Application Handbook Volume

ADSP-21000 FamilyADSP-21000 Family

ADSP-21000 Family

Application Handbook Volume 1Application Handbook Volume 1

Application Handbook Volume 1

 1994 Analog Devices, Inc.

PRODUCT AND DOCUMENTATION NOTICE: Analog Devices reserves the right to change this product

and its documentation without prior notice.

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any infringement of patents,

or other rights of third parties which may result from its use. No license is granted by implication or

otherwise under the patent rights of Analog Devices.

SHARC, EZ-ICEand EZ-LABare trademarks of Analog Devices, Inc.

MS-DOSand Windowsare trademarks of Microsoft, Inc.

PRINTED IN U.S.A.

Printing History

FIRST EDITION 5/94

For marketing information or Applications Engineering assistance, contact your local

Analog Devices sales office or authorized distributor.

If you have suggestions for how the ADSP-2100 Family development tools or

documentation can better serve your needs, or you need Applications Engineering

assistance from Analog Devices, please contact:

Analog Devices, Inc.

DSP Applications Engineering

One Technology Way

Norwood, MA 02062-9106

Tel: (617) 461-3672

Fax: (617) 461-3010

e-mail: [email protected]

The System IC Products Division runs a Bulletin Board Service that can be reached at

speeds up to 14,400 baud, no parity, 8 bits data, 1 stop bit, dialing (617) 461-4258.

This BBS supports: V.32bis, error correction (V.42 and MNP classes 2, 3, and 4), and

data compression (V.42bis and MNP class 5)

The System IC Products Division Applications Group maintains an Internet FTP site. Login

as anonymous using your email address for your password. Type (from your UNIX

prompt):

ftp ftp.analog.com (or type: ftp 137.71.23.11)

For additional marketing information, call (617) 461-3881 in Norwood MA, USA.

LiteratureLiterature

Literature

ADSP-21000 FAMILY MANUALSADSP-21000 FAMILY MANUALS

ADSP-21000 FAMILY MANUALS

ADSP-21020 User’s Manual

ADSP-21000 SHARC Preliminary Users Manual

Complete description of processor architectures and system interfaces.

ADSP-21000 Family Assembler Tools & Simulator Manual

ADSP-21000 Family C Tools Manual

ADSP-21000 Family C Runtime Library Manual

Programmer’s references.

ADSP-21020 EZ-ICE Manual

ADSP-21020 EZ-LAB Manual

User’s manuals for in-circuit emulators and demonstration boards.

SPECIFICATION INFORMATIONSPECIFICATION INFORMATION

SPECIFICATION INFORMATION

ADSP-21020 Data Sheet

ADSP-2106 SHARC Preliminary Data Sheet

ADSP-21000 Family Development Tools Data Sheet

ContentsContents

Contents

CHAPTER 1 INTRODUCTION

1.1 USAGE CONVENTIONS ................................................................... 1

1.2 DEVELOPMENT RESOURCES......................................................... 1

1.2.1 Software Development Tools..................................................... 1

1.2.2 Hardware Development Tools .................................................. 2

1.2.2.1 EZ-LAB.................................................................................. 2

1.2.2.2 EZ-ICE ................................................................................... 2

1.2.3 Third Party Support .................................................................... 2

1.2.4 DSPatch ......................................................................................... 3

1.2.5 Applications Engineering Support ........................................... 3

1.2.6 ADSP-21000 Family Classes ....................................................... 4

1.3 ADSP-21000 FAMILY: THE SIGNAL PROCESSING

SOLUTION ........................................................................................... 4

1.3.1 Why DSP? ..................................................................................... 4

1.3.2 Why Floating-Point?.................................................................... 4

1.3.2.1 Precision ................................................................................ 4

1.3.2.2 Dynamic Range .................................................................... 5

1.3.2.3 Signal-To-Noise Ratio ......................................................... 5

1.3.2.4 Ease-Of-Use .......................................................................... 5

1.3.3 Why ADSP-21000 Family? ......................................................... 5

1.3.3.1 Fast & Flexible Arithmetic .................................................. 6

1.3.3.2 Unconstrained Data Flow................................................... 6

1.3.3.3 Extended IEEE-Floating-Point Support............................ 6

1.3.3.4 Dual Address Generators ................................................... 6

1.3.3.5 Efficient Program Sequencing ........................................... 6

1.4 ADSP-21000 FAMILY ARCHITECTURE OVERVIEW .................. 7

1.4.1 ADSP-21000 Family Base Architecture..................................... 7

1.4.2 ADSP-21020 DSP.......................................................................... 8

1.4.3 ADSP-21060 SHARC ................................................................. 10

2 – 22 – 2

2 – 2

ContentsContents

Contents

CHAPTER 2 TRIGONOMETRIC, MATHEMATICAL &

TRANSCENDENTAL FUNCTIONS

2.1 SINE/COSINE APPROXIMATION ............................................... 15

2.1.1 Implementation.......................................................................... 16

2.1.2 Code Listings.............................................................................. 18

2.1.2.1 Sine/Cosine Approximation Subroutine ....................... 18

2.1.2.2 Example Calling Routine .................................................. 21

2.2 TANGENT APPROXIMATION ...................................................... 22

2.2.1 Implementation.......................................................................... 22

2.2.2 Code Listing-Tangent Subroutine ........................................... 24

2.3 ARCTANGENT APPROXIMATION ............................................. 27

2.3.1 Implementation.......................................................................... 27

2.3.2 Listing-Arctangent Subroutine ................................................ 29

2.4 SQUARE ROOT & INVERSE SQUARE ROOT

APPROXIMATIONS ......................................................................... 33

2.4.1 Implementation.......................................................................... 34

2.4.2 Code Listings.............................................................................. 35

2.4.2.1 SQRT Approximation Subroutine................................... 36

2.4.2.2 ISQRT Approximation Subroutine ................................. 38

2.4.2.3 SQRTSGL Approximation Subroutine ........................... 40

2.4.2.4 ISQRTSGL Approximation Subroutine .......................... 42

2.5 DIVISION............................................................................................ 44

2.5.1 Implementation.......................................................................... 44

2.5.2 Code Listing-Division Subroutine .......................................... 44

2.6 LOGARITHM APPROXIMATIONS ............................................... 46

2.6.1 Implementation.......................................................................... 47

2.6.2 Code Listing ............................................................................... 49

2.6.2.1 Logarithm Approximation Subroutine .......................... 49

2.7 EXPONENTIAL APPROXIMATION ............................................. 52

2.7.1 Implementation.......................................................................... 53

2.7.2 Code Listings-Exponential Subroutine................................... 55

2.8 POWER APPROXIMATION............................................................ 57

2.8.1 Implementation.......................................................................... 59

2.8.2 Code Listings.............................................................................. 62

2.8.2.1 Power Subroutine .............................................................. 62

2.8.2.2 Global Header File............................................................. 68

2.8.2.3 Header File.......................................................................... 69

2.9 REFERENCES..................................................................................... 69

2 – 32 – 3

2 – 3

ContentsContents

Contents

vii

CHAPTER 3 MATRIX FUNCTIONS

3.1 STORING A MATRIX ....................................................................... 72

3.2 MULTIPLICATION OF A M×N MATRIX

BY AN N×1 VECTOR........................................................................ 73

3.2.1 Implementation.......................................................................... 73

3.2.2 Code Listing—M×N By N×1 Multiplication.......................... 75

3.3 MULTIPLICATION OF A M×N MATRIX

BY A N×O MATRIX .......................................................................... 77

3.3.1 Implementation.......................................................................... 77

3.3.2 Code Listing—M×N By N×O Multiplication......................... 79

3.4 MATRIX INVERSION....................................................................... 81

3.4.1 Implementation.......................................................................... 82

3.4.2 Code Listing—Matrix Inversion.............................................. 84

3.5 REFERENCES..................................................................................... 88

CHAPTER 4 FIR & IIR FILTERS

4.1 FIR FILTERS ....................................................................................... 90

4.1.1 Implementation.......................................................................... 91

4.1.2 Code Listings.............................................................................. 96

4.1.2.1 Example Calling Routine .................................................. 96

4.1.2.2 Filter Code .......................................................................... 98

4.2 IIR FILTERS ...................................................................................... 100

4.2.1 Implementation........................................................................ 101

4.2.1.1 Implementation Overview ............................................. 101

4.2.1.2 Implementation Details .................................................. 102

4.2.2 Code Listings............................................................................ 106

4.2.2.1 iirmem.asm ....................................................................... 106

4.2.2.2 cascade.asm ...................................................................... 108

4.3 SUMMARY ....................................................................................... 111

4.4 REFERENCES................................................................................... 111

CHAPTER 5 MULTIRATE FILTERS

5.1 SINGLE-STAGE DECIMATION FILTER..................................... 114

5.1.1 Implementation........................................................................ 114

5.1.2 Code Listings—decimate.asm ............................................... 117

5.2 SINGLE-STAGE INTERPOLATION FILTER.............................. 122

5.2.1 Implementation........................................................................ 122

2 – 42 – 4

2 – 4

ContentsContents

Contents

viii

5.2.2 Code Listing—interpol.asm ................................................... 124

5.3 RATIONAL RATE CHANGER (TIMER-BASED) ...................... 129

5.3.1 Implementation........................................................................ 129

5.3.2 Code Listings—ratiobuf.asm ................................................. 133

5.4 RATIONAL RATE CHANGER

(EXTERNAL INTERRUPT-BASED).............................................. 138

5.4.1 Implementation........................................................................ 138

5.4.2 Code Listing—rat_2_int.asm.................................................. 139

5.5 TWO-STAGE DECIMATION FILTER.......................................... 143

5.5.1 Implementation........................................................................ 143

5.5.2 Code Listing—dec2stg.asm .................................................... 145

5.6 TWO-STAGE INTERPOLATION FILTER ................................... 150

5.6.1 Implementation........................................................................ 150

5.6.2 Code Listing—int2stg.asm ..................................................... 151

5.7 REFERENCES................................................................................... 156

CHAPTER 6 ADAPTIVE FILTERS

6.1 INTRODUCTION ............................................................................ 157

6.1.1 Applications Of Adaptive Filters .......................................... 157

6.1.1.1 System Identification....................................................... 158

6.1.1.2 Adaptive Equalization For Data Transmission ........... 159

6.1.1.3 Echo Cancellation For Speech-Band

Data Transmission ........................................................... 159

6.1.1.4 Linear Predictive Coding of Speech Signals ................ 160

6.1.1.5 Array Processing.............................................................. 160

6.1.2 FIR Filter Structures ................................................................ 160

6.1.2.1 Transversal Structure ...................................................... 161

6.1.2.2 Symmetric Transversal Structure .................................. 162

6.1.2.3 Lattice Structure ............................................................... 163

6.1.3 Adaptive Filter Algorithms .................................................... 164

6.1.3.1 The LMS Algorithm......................................................... 164

6.1.3.2 The RLS Algorithm.......................................................... 165

6.2 IMPLEMENTATIONS .................................................................... 167

6.2.1 Transversal Filter Implementation........................................ 168

6.2.2 LMS (Transversal FIR Filter Structure)................................. 168

6.2.2.1 Code Listing—lms.asm ................................................... 169

6.2.3 llms.asm—Leaky LMS Algorithm (Transversal) ................ 171

6.2.3.1 Code Listing ..................................................................... 171

6.2.4 Normalized LMS Algorithm (Transversal).......................... 173

6.2.4.1 Code Listing—nlms.asm................................................. 174

6.2.5 Sign-Error LMS (Transversal) ................................................ 176

2 – 52 – 5

2 – 5

ContentsContents

Contents

6.2.5.1 Code Listing—selms.asm ............................................... 177

6.2.6 Sign-Data LMS (Transversal) ................................................. 179

6.2.6.1 Code Listing—sdlms.asm............................................... 180

6.2.7 Sign-Sign LMS (Transversal).................................................. 183

6.2.7.1 Code Listing—sslms.asm ............................................... 183

6.2.8 Symmetric Transversal Filter Implementation LMS .......... 185

6.2.8.1 Code Listing—sylms.asm ............................................... 186

6.2.9 Lattice Filter LMS With Joint Process Estimation ............... 189

6.2.9.1 Code Listing—latlms.asm .............................................. 191

6.2.10 RLS (Transversal Filter) .......................................................... 194

6.2.10.1 Code Listing—rls.asm ..................................................... 195

6.2.11 Testing Shell For Adaptive Filters......................................... 199

6.2.11.1 Code Listing—testafa.asm.............................................. 199

6.3 CONCLUSION................................................................................. 202

6.4 REFERENCES................................................................................... 203

CHAPTER 7 FOURIER TRANSFORMS

7.1 COMPUTATION OF THE DFT..................................................... 206

7.1.1 Derivation Of The Fast Fourier Transform .......................... 207

7.1.2 Butterfly Calculations ............................................................. 208

7.2 ARCHITECTURAL FEATURES FOR FFTS................................. 210

7.3 COMPLEX FFTS .............................................................................. 211

7.3.1 Architecture File Requirements ............................................. 211

7.3.2 The Radix-2 DIT FFT Program .............................................. 212

7.3.3 The Radix-4 DIF FFT Program............................................... 213

7.3.4 FFTs On The ADSP-21060 ...................................................... 214

7.3.5 FFT Twiddle Factor Generation............................................. 214

7.4 INVERSE COMPLEX FFTs............................................................. 215

7.5 BENCHMARKS ............................................................................... 216

7.6 CODE LISTINGS ............................................................................. 217

7.6.1 FFT.ACH—Architecture File ................................................. 217

7.6.2 FFTRAD2.ASM—Complex Radix2 FFT ............................... 218

7.6.3 FFTRAD4.ASM—Complex Radix-4 FFT.............................. 225

7.6.4 TWIDRAD2.C—Radix2 Coefficient Generator ................... 232

7.6.5 TWIDRAD4.C—Radix4 Coefficient Generator ................... 234

7.7 REFERENCES................................................................................... 236

2 – 62 – 6

2 – 6

ContentsContents

Contents

CHAPTER 8 GRAPHICS

8.1 3-D GRAPHICS LINE ACCEPT/REJECT.................................... 237

8.1.1 Implementation........................................................................ 239

8.1.2 Code Listing ............................................................................. 240

8.2 CUBIC BEZIER POLYNOMIAL EVALUATION ....................... 244

8.2.1 Implementation........................................................................ 245

8.2.2 Code Listing ............................................................................. 246

8.3 CUBIC B-SPLINE POLYNOMIAL EVALUATION................... 248

8.3.1 Implementation........................................................................ 248

8.3.2 Code Listing ............................................................................. 250

8.4 BIT BLOCK TRANSFER ................................................................. 253

8.4.1 Implementation........................................................................ 253

8.4.2 Code Listing ............................................................................. 255

8.5 BRESENHAM LINE DRAWING .................................................. 257

8.5.1 Implementation........................................................................ 257

8.5.2 Code Listing ............................................................................. 259

8.6 3-D GRAPHICS TRANSLATION, ROTATION, & SCALING . 262

8.6.1 Implementation........................................................................ 262

8.6.2 Code Listing ............................................................................. 265

8.7 MULTIPLY 4×4 BY 4×1 MATRICES (3D GRAPHICS .....................

TRANSFORMATION) .................................................................... 267

8.7.1 Implementation........................................................................ 267

8.7.2 Code Listing ............................................................................. 268

8.8 TABLE LOOKUP WITH INTERPOLATION .............................. 270

8.8.1 Implementation........................................................................ 270

8.8.2 Code Listing ............................................................................. 272

8.9 VECTOR CROSS PRODUCT ......................................................... 274

8.9.1 Implementation........................................................................ 274

8.9.2 Code Listing ............................................................................. 275

8.10 REFERENCES................................................................................... 277

CHAPTER 9 IMAGE PROCESSING

9.1 TWO-DIMENSIONAL CONVOLUTION.................................... 279

9.1.1 Implementation........................................................................ 280

9.1.2 Code Listing ............................................................................. 283

9.2 MEDIAN FILTERING (3×3) ........................................................... 285

9.2.1 Implementation........................................................................ 285

9.2.2 Code Listing ............................................................................. 286

9.3 HISTOGRAM EQUALIZATION................................................... 288

Altri manuali Analog Devices Hardware per computer

Analog Devices

Analog Devices Linear ADI Power LT1964 Guida rapida alla configurazione

Analog Devices

Analog Devices HSC-ADC-EVALA-SC Manuale utente

Analog Devices

Analog Devices Linear SCP-LT8362-S-EVALZ Guida rapida alla configurazione

Analog Devices

Analog Devices CN-0506 Manuale utente

Analog Devices

Analog Devices EVAL-ADG5401FEBZ Manuale utente

Analog Devices

Analog Devices Linear ADP5070 Guida rapida alla configurazione

Analog Devices

Analog Devices EVAL-ADN4650EB1Z Manuale utente

Analog Devices

Analog Devices ADSP-21065L EZ-KIT Lite Manuale utente

Analog Devices

Analog Devices EVAL-ADA4570SDZ Manuale utente

Analog Devices

Analog Devices ADSP-BF535 Blackfin Guida all'applicazione

Analog Devices

Analog Devices EVAL-ADAU1772Z Manuale utente

Analog Devices

Analog Devices EZ-Board ADSP-21489 Manuale utente

Analog Devices

Analog Devices ADSP-BF609 EZ-KIT Lite Manuale utente

Analog Devices

Analog Devices MICROCONVERTER ADUC812 Manuale utente

Analog Devices

Analog Devices Linear LTC3114-1 Guida rapida alla configurazione

Analog Devices

Analog Devices ADSP-CM419F Manuale utente

Analog Devices

Analog Devices AD9883A Manuale utente

Analog Devices

Analog Devices Blackfin Audio EZ-Extender Manuale utente

Analog Devices

Analog Devices ADuCM355 Guida rapida

Analog Devices

Analog Devices Blackfin FPGA EZ-Extender Manuale utente

Analog Devices

Analog Devices ADSST-EM-3040 Manuale utente

Analog Devices

Analog Devices LTC6955 Guida rapida alla configurazione

Analog Devices

Analog Devices iSensor ADIS/EVAL/USB Manuale di istruzioni

Analog Devices

Analog Devices EVAL-ADA4351-2 Manuale utente

Manuali Hardware per computer popolari di altre marche

EMC2

EMC2 VNX Series Manuale del proprietario

Panasonic

Panasonic DV0PM20105 Manuale utente

Mitsubishi Electric

Mitsubishi Electric Q81BD-J61BT11 Manuale utente

Gigabyte

Gigabyte B660M DS3H AX DDR4 Manuale utente

Raidon

Raidon iT2300 Manuale utente

National Instruments

National Instruments PXI-8186 Manuale utente

Hauppauge

Hauppauge WinTV-HVR-2250 Manuale utente

Kontron

Kontron CP6002 Manuale utente

Manhattan

Manhattan 702843 Manuale utente

Aphex

Aphex 230 Manuale utente

AMD

AMD Phenom II Manuale operativo

Intel

Intel NUC 12 Pro Manuale utente

dbx

dbx Zone Pro 1260 Manuale utente

Galaxy

Galaxy GHDX2-2430S-24F4D Manuale utente

Intel

Intel AXXRMFBU4 Manuale utente

Kontron

Kontron DIMM-PC/MD Manuale utente

ST X-NUCLEO-SAFEA1B Istruzioni operative

STEINWAY LYNGDORF

STEINWAY LYNGDORF SP-1 Manuale utente